Part Number Hot Search : 
TLE8457 MZHD2005 LA4422 72910 C2655 2N2904A CM7229 2SA1030
Product Description
Full Text Search
 

To Download IW4042B Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  technical data IW4042B quad clocked ?d? latch high-voltage silicon-gate cmos ordering information IW4042Bn plastic IW4042Bd soic t a = -55 to 125 c for all packages IW4042B types contain four latch ci rcuits, each strobed by a common clock. complementary buffered output s are available from each circuit. the impedance of the n- and p-channe l output devices is balanced and all outputs are electrically identical. information present at the data input is transferred to outputs q and q during the clock level which is programmed by the polarity input. for polarity = 0 the transfer occurs during the 0 clock level and for polarity = 1 the transfer occurs during the 1 clock level. the outputs follow the data input providing the clock and polarity levels defined above are present. when a clock transition occurs (positive for polarity = 0 and negative for polarty = 1) the information present at the input during the clock transition is retained at the outputs until an opposite clock transition occurs. the IW4042B types are supplied in 16-lead hermetic dual-in-line ceramic packages (d and f suffixes); 16-lead dual-in-lin e plastic package (e suffix), and in chip form (h suffix). ? operating voltage range: 3.0 to 18 v ? maximum input current of 1 a at 18 v over full package- temperature range; 100 na at 18 v and 25 c pin assignment ? noise margin (over full p ackage temperature range): 1.0 v min @ 5.0 v supply 2.0 v min @ 10.0 v supply 2.5 v min @ 15.0 v supply logic diagram pin 16 =v cc pin 8 = gnd function table inputs outputs clock polarity q 0 0 d 1 0 latch 1 1 d 0 1 latch rev. 00
IW4042B rev. 00 maximum ratings * symbol parameter value unit v cc dc supply voltage (referenced to gnd) -0.5 to +20 v v i dc input voltage (referenced to gnd) -0.5 to v cc +0.5 v v out dc output voltage (referenced to gnd) -0.5 to v cc +0.5 v i i dc input current, per pin 10 ma p d power dissipation in still air, plastic dip+ soic package+ 750 500 mw ptot power dissipation per output transistor 100 mw tstg storage temperature -65 to +150 c t l lead temperature, 1 mm from case for 10 seconds (plastic dip or soic package) 260 c * maximum ratings are those values beyond which damage to the device may occur. functional operation should be restricted to the reco mmended operating conditions. +derating - plastic dip: - 10 mw/ c from 65 to 125 c soic package: : - 7 mw/ c from 65 to 125 c recommended operating conditions symbol parameter min max unit v cc dc supply voltage (referenced to gnd) 3.0 18 v v i , v out dc input voltage, output voltage (referenced to gnd) 0 v cc v t a operating temperature, all package types -55 +125 c this device contains protection circuitry to guard agains t damage due to high static voltages or electric fields. however, precautions must be taken to avoid applications of any voltage highe r than maximum rated voltages to this high-impedance circuit. for proper operation, v in and v out should be constrained to the range gnd (v in or v out ) vcc . unused inputs must always be tied to an appropriate logic voltage level (e.g., either gnd or vcc ). unused outputs must be left open.
IW4042B rev. 00 dc electrical characteristics (voltages referenced to gnd) v guaranteed limit symbol parameter test conditions v t -55q c 25 q c d 125 q c unit v ih minimum high-level input voltage v out =0.5 v or v cc - 0.5 v v out =1.0 v or v cc - 1.0 v v out =1.5 v or v cc - 1.5 v 5.0 10 15 3.5 7 11 3.5 7 11 3.5 7 11 v v il maximum low - level input voltage v out =0.5 v or v cc - 0.5 v v out =1.0 v or v cc - 1.0 v v out =1.5 v or v cc - 1.5 v 5.0 10 15 1.5 3 4 1.5 3 4 1.5 3 4 v v oh minimum high-level output voltage v in =gnd or v cc 5.0 10 15 4.95 9.95 14.95 4.95 9.95 14.95 4.95 9.95 14.95 v v ol maximum low-level output voltage v in =gnd or v cc 5.0 10 15 0.05 0.05 0.05 0.05 0.05 0.05 0.05 0.05 0.05 v i in maximum input leakage current v in = gnd or v cc 18 r 0.1 r 0.1 r 1.0 p a i maximum quiescent supply current (per package) v in = gnd or v cc 5.0 10 15 20 1 2 4 20 1 2 4 20 30 60 120 600 p a i ol minimum output low (sink) current v in = gnd or v cc v ol =0.4 v v ol =0.5 v v ol =1.5 v 5.0 10 15 0.64 1.6 4.2 0.51 1.3 3.4 0.36 0.9 2.4 ma i oh minimum output high (source) current v in = gnd or v cc v oh =2.5 v v oh =4.6 v v oh =9.5 v v oh =13.5 v 5.0 5.0 10 15 -2.0 -0.64 -1.6 -4.2 -1.6 -0.51 -1.3 -3.4 -1.15 -0.36 -0.9 -2.4 ma
IW4042B ac electrical characteristics (c l =50pf, r l =200 k , input t r =t f =20 ns) v cc guaranteed limit symbol parameter v -55 c 25 c 125 c unit t plh , t phl maximum propagation delay, clock to q (figure 1) 5.0 10 15 450 200 160 450 200 160 900 400 320 ns t plh , t phl maximum propagation delay, clock to q (figure 1) 5.0 10 15 500 230 180 500 230 180 1000 460 360 ns t plh , t phl maximum propagation delay, data to q (figure 2) 5.0 10 15 220 110 80 220 110 80 440 220 160 rev. 00 ns t plh , t phl maximum propagation delay, data to q (figure 2) 5.0 10 15 300 150 100 300 150 100 600 300 200 ns t tlh , t thl maximum output transition time, any output (figure 1) 5.0 10 15 200 100 80 200 100 80 400 200 160 ns c in maximum input capacitance - 7.5 pf timing requirements (c l =50pf, r l =200 k , input t r =t f =20 ns) v cc guaranteed limit symbol parameter v -55 c 25 c 125 c unit t w minimum pulse width, clock (figure 1) 5.0 10 15 200 100 60 200 100 60 400 200 120 ns t su minimum setup time, data to clock (figure 1) 5.0 10 15 50 30 25 50 30 25 100 60 50 ns t h minimum hold time, clock to data (figure 1) 5.0 10 15 120 60 50 120 60 50 240 120 100 ns t r , t f maximum input rise or fall time, clock (figure 1) 5.0 10 15 not rise or fall time sensitive s
IW4042B figure 1. switching waveforms figure 2. switching waveforms rev. 00
IW4042B n suffix plastic (ms - 001bb) notes: l h m j a b f g d seating plane n k 0.25 (0.010) m t -t- c 1 16 8 9 dimensions, mm symbol min max a 18.67 19.69 b 6.10 7.11 c 5.33 d 0.36 0.56 f 1.14 1.78 g 2.54 h 7.62 j 0 10 k 2.92 3.81 l 7.62 8.26 m 0.20 0.36 n 1. imensions ?a?, ?b? do not include mold flash or protrusions. maximum mold flash or protrusions 0.25 mm (0.010) per side. 0.38 rev. 00 d suffix soic (ms - 012ac) a b h c k c m j f m p g d r x 45 seating plane 0.25 (0.010) m t -t- 1 16 8 9 dimensions, mm symbol . min max a 9.80 10.0 b 3.80 4.00 c 1.35 1.75 d 0.33 0.51 f 0.40 1.27 g 1.27 h 5.72 j 0 8 k 0.10 0.25 notes: m 0.19 0.25 1.dimensions a and b do not include mold flash or protrusion. p 5.80 6.20 2.maximum mold flash or protrusion 0.15 mm (0.006) per side for a, for b - 0.25 mm (0.010) per side. r 0.25 0.50


▲Up To Search▲   

 
Price & Availability of IW4042B

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X